


DATA PACKET HEADER WORD


31	27	21	15 <i>*</i>	11 0	
type	flags	length	port	channel	F1G. 6


REQUEST MESSAGE WORD

31	27	21 ·	15 <i>'</i>	11 0	
req	reserved	length	port	channel	FI(
1	1		1 1 1 1 1		

FIG. 7








register ma	anagement fl	ip-flops	data buffer registers		
inputis 1	reg1last	reg1full	reg 1		
outputis 1	reg2last	reg1full	reg 1		

FIG. 11



transaction = IdleIn*
room-next = empty + xfr
room = reg1full* + reg2full + xfr
full = reg1full x reg2full
empty = reg1full* x reg2full*


output-islast x xfr x full*

req-out 118


xfrA + xfrB


register management flip-flops				data buffer registers		
inputis 1	route2A1	reg1last	reg1full	reg 1]	
outputis 1	route2A2	reg2last	reg2full	reg 1	7	

FIG. 14



room-next = empty + xfrA + xfrB room = reg1full* + reg2full* + xfrA + xfrB full = reg1full x reg2full empty = reg1full* x reg2full*





Message transfers are one word long merquest = awaitA = awaitB selA = awaitA

mxfr machines for A and B network side input port




FIG. 18




FIG. 19




FIG. 20




FIG. 21